
# **Final Exam**

(December 12th @ 3:30 pm)

Presentation and clarity are very important! Show your procedure!


## PROBLEM 1 (12 PTS)

• Complete the timing diagram of the following circuit.  $G = G_3G_2G_1G_0 = 1001$ ,  $Q = Q_3Q_2Q_1Q_0$ 



## PROBLEM 2 (12 PTS)


• Given the following circuit, complete the timing diagram. The LUT 6-to-6 implements the following function:  $OLUT = \lceil sqrt(ILUT) \rceil$ , where ILUT is a 6-bit unsigned number. For example  $ILUT = 41 (101001_2) \rightarrow OLUT = \lceil sqrt(41) \rceil = 7 (000111_2)$ 




1

#### **PROBLEM 3 (20 PTS)**

• Complete the timing diagram of the circuit shown below: (8 pts)




 Provide the State Diagram (any representation), the Excitation Table, and the Excitation equations of the following Finite State Machine: (12 pts)



# PROBLEM 4 (24 PTS)

- Sequence detector: The machine generates z = 1 when it detects the sequence 1001. Once the sequence is detected, the circuit looks for a new sequence.
- The signal E is an input enable: It validates the input x, i.e., if E = 1, x is valid, otherwise x is not valid.




- Draw the State Diagram (any representation) of this circuit with inputs E and x and output z. (7 pts.)
- Complete the State Table and the Excitation Table (8 pts.)
- Provide the excitation equations and the Boolean output equation (simplify your circuit: K-maps or the Quine-McCluskey)
- Sketch the circuit. (3 pts)
- Which type is this FSM? (Mealy) (Moore) Why?

### **PROBLEM 5 (14 PTS)**

- Draw the State Diagram (in ASM form) of the FSM whose VHDL description in shown below. (6 pts.)
- Complete the Timing Diagram (7 pts.)
- Is it a Mealy or a Moore FSM?

```
library ieee;
use ieee.std_logic_1164.all;
entity myfsm is
   port ( clk, resetn: in std_logic;
        r, p, q: in std_logic;
        x, w, z: out std_logic);
end myfsm;
```

```
architecture behavioral of myfsm is
   type state is (S1, S2, S3);
   signal y: state;
begin
  Transitions: process (resetn, clk, r, p, q)
  begin
     if resetn = '0' then y <= S1;
     elsif (clk'event and clk = '1') then
        case y is
          when S1 =>
            if r = 11 then
                y <= S2;
             else
                if p = '1' then y \le S3; else y \le S1; end if;
             end if;
          when S2 \Rightarrow
            if p = '1' then y \le S1; else y \le S3; end if;
          when S3 =>
            if q = '1' then y \le S3; else y \le S2; end if;
        end case;
     end if;
  end process;
  Outputs: process (y, r, p, q)
  begin
      x <= '0'; w <= '0'; z <= '0';
      case y is
         when S1 \Rightarrow if r = '0' then
                        if p = '0' then
                            z <= '1'; x <= '1';
                        end if;
                     end if;
         when S2 \Rightarrow if q = 0' then x <= 1'; end if;
                     if p = 0' then w \le 1'; end if;
         when S3 \Rightarrow if q = '0' then x <= '1'; end if;
      end case;
  end process;
end behavioral;
```



3

# PROBLEM 6 (18 PTS)

- "Counting 1's" Circuit: It counts the number of bits in register *A* that has the value of '1'.
  - ✓ Example: for n = 8: if A = 10110110, then C = 0101.
  - ✓ The digital system (FSM + Datapath) is depicted below. The behavior (on the clock tick) of the generic components is as follows:

• Complete the timing diagram where n = 8, m = 4. A is represented in hexadecimal format, while C is in binary format.

